Browse Source

Revert "ARM: dts: dra7: Add properties to enable PCIe x2 lane mode"

This reverts commit 4ece93c020e3ee19767b1c111be39fe7e32f8bf2.

The device tree binding for these is still being discussed.

Signed-off-by: Tony Lindgren <tony@atomide.com>
Tony Lindgren 7 years ago
parent
commit
1cadb0c341
1 changed files with 0 additions and 4 deletions
  1. 0 4
      arch/arm/boot/dts/dra7.dtsi

+ 0 - 4
arch/arm/boot/dts/dra7.dtsi

@@ -320,8 +320,6 @@
 				ti,hwmods = "pcie1";
 				phys = <&pcie1_phy>;
 				phy-names = "pcie-phy0";
-				ti,syscon-lane-conf = <&scm_conf 0x558>;
-				ti,syscon-lane-sel = <&scm_conf_pcie 0x18>;
 				interrupt-map-mask = <0 0 0 7>;
 				interrupt-map = <0 0 0 1 &pcie1_intc 1>,
 						<0 0 0 2 &pcie1_intc 2>,
@@ -346,8 +344,6 @@
 				phys = <&pcie1_phy>;
 				phy-names = "pcie-phy0";
 				ti,syscon-unaligned-access = <&scm_conf1 0x14 2>;
-				ti,syscon-lane-conf = <&scm_conf 0x558>;
-				ti,syscon-lane-sel = <&scm_conf_pcie 0x18>;
 				status = "disabled";
 			};
 		};