|
@@ -1338,6 +1338,7 @@ void sumo_dpm_post_set_power_state(struct radeon_device *rdev)
|
|
|
sumo_update_current_ps(rdev, new_ps);
|
|
|
}
|
|
|
|
|
|
+#if 0
|
|
|
void sumo_dpm_reset_asic(struct radeon_device *rdev)
|
|
|
{
|
|
|
sumo_program_bootup_state(rdev);
|
|
@@ -1349,6 +1350,7 @@ void sumo_dpm_reset_asic(struct radeon_device *rdev)
|
|
|
sumo_set_forced_mode_enabled(rdev);
|
|
|
sumo_set_forced_mode_disabled(rdev);
|
|
|
}
|
|
|
+#endif
|
|
|
|
|
|
void sumo_dpm_setup_asic(struct radeon_device *rdev)
|
|
|
{
|
|
@@ -1537,6 +1539,7 @@ u32 sumo_convert_vid2_to_vid7(struct radeon_device *rdev,
|
|
|
return vid_mapping_table->entries[vid_mapping_table->num_entries - 1].vid_7bit;
|
|
|
}
|
|
|
|
|
|
+#if 0
|
|
|
u32 sumo_convert_vid7_to_vid2(struct radeon_device *rdev,
|
|
|
struct sumo_vid_mapping_table *vid_mapping_table,
|
|
|
u32 vid_7bit)
|
|
@@ -1550,6 +1553,7 @@ u32 sumo_convert_vid7_to_vid2(struct radeon_device *rdev,
|
|
|
|
|
|
return vid_mapping_table->entries[vid_mapping_table->num_entries - 1].vid_2bit;
|
|
|
}
|
|
|
+#endif
|
|
|
|
|
|
static u16 sumo_convert_voltage_index_to_value(struct radeon_device *rdev,
|
|
|
u32 vid_2bit)
|