|
@@ -99,10 +99,10 @@ enum ci_role {
|
|
|
|
|
|
/**
|
|
|
* struct ci_role_driver - host/gadget role driver
|
|
|
- * start: start this role
|
|
|
- * stop: stop this role
|
|
|
- * irq: irq handler for this role
|
|
|
- * name: role name string (host/gadget)
|
|
|
+ * @start: start this role
|
|
|
+ * @stop: stop this role
|
|
|
+ * @irq: irq handler for this role
|
|
|
+ * @name: role name string (host/gadget)
|
|
|
*/
|
|
|
struct ci_role_driver {
|
|
|
int (*start)(struct ci_hdrc *);
|
|
@@ -245,6 +245,7 @@ static inline void ci_role_stop(struct ci_hdrc *ci)
|
|
|
|
|
|
/**
|
|
|
* hw_read: reads from a hw register
|
|
|
+ * @ci: the controller
|
|
|
* @reg: register index
|
|
|
* @mask: bitfield mask
|
|
|
*
|
|
@@ -277,6 +278,7 @@ static inline void __hw_write(struct ci_hdrc *ci, u32 val,
|
|
|
|
|
|
/**
|
|
|
* hw_write: writes to a hw register
|
|
|
+ * @ci: the controller
|
|
|
* @reg: register index
|
|
|
* @mask: bitfield mask
|
|
|
* @data: new value
|
|
@@ -293,6 +295,7 @@ static inline void hw_write(struct ci_hdrc *ci, enum ci_hw_regs reg,
|
|
|
|
|
|
/**
|
|
|
* hw_test_and_clear: tests & clears a hw register
|
|
|
+ * @ci: the controller
|
|
|
* @reg: register index
|
|
|
* @mask: bitfield mask
|
|
|
*
|
|
@@ -309,6 +312,7 @@ static inline u32 hw_test_and_clear(struct ci_hdrc *ci, enum ci_hw_regs reg,
|
|
|
|
|
|
/**
|
|
|
* hw_test_and_write: tests & writes a hw register
|
|
|
+ * @ci: the controller
|
|
|
* @reg: register index
|
|
|
* @mask: bitfield mask
|
|
|
* @data: new value
|
|
@@ -327,6 +331,8 @@ static inline u32 hw_test_and_write(struct ci_hdrc *ci, enum ci_hw_regs reg,
|
|
|
/**
|
|
|
* ci_otg_is_fsm_mode: runtime check if otg controller
|
|
|
* is in otg fsm mode.
|
|
|
+ *
|
|
|
+ * @ci: chipidea device
|
|
|
*/
|
|
|
static inline bool ci_otg_is_fsm_mode(struct ci_hdrc *ci)
|
|
|
{
|