|
@@ -43,13 +43,17 @@ static void i40e_adminq_init_regs(struct i40e_hw *hw)
|
|
|
if (hw->mac.type == I40E_MAC_VF) {
|
|
|
hw->aq.asq.tail = I40E_VF_ATQT1;
|
|
|
hw->aq.asq.head = I40E_VF_ATQH1;
|
|
|
+ hw->aq.asq.len = I40E_VF_ATQLEN1;
|
|
|
hw->aq.arq.tail = I40E_VF_ARQT1;
|
|
|
hw->aq.arq.head = I40E_VF_ARQH1;
|
|
|
+ hw->aq.arq.len = I40E_VF_ARQLEN1;
|
|
|
} else {
|
|
|
hw->aq.asq.tail = I40E_PF_ATQT;
|
|
|
hw->aq.asq.head = I40E_PF_ATQH;
|
|
|
+ hw->aq.asq.len = I40E_PF_ATQLEN;
|
|
|
hw->aq.arq.tail = I40E_PF_ARQT;
|
|
|
hw->aq.arq.head = I40E_PF_ARQH;
|
|
|
+ hw->aq.arq.len = I40E_PF_ARQLEN;
|
|
|
}
|
|
|
}
|
|
|
|
|
@@ -466,15 +470,9 @@ static i40e_status i40e_shutdown_asq(struct i40e_hw *hw)
|
|
|
return I40E_ERR_NOT_READY;
|
|
|
|
|
|
/* Stop firmware AdminQ processing */
|
|
|
- if (hw->mac.type == I40E_MAC_VF) {
|
|
|
- wr32(hw, I40E_VF_ATQLEN1, 0);
|
|
|
- wr32(hw, I40E_VF_ATQH1, 0);
|
|
|
- wr32(hw, I40E_VF_ATQT1, 0);
|
|
|
- } else {
|
|
|
- wr32(hw, I40E_PF_ATQLEN, 0);
|
|
|
- wr32(hw, I40E_PF_ATQH, 0);
|
|
|
- wr32(hw, I40E_PF_ATQT, 0);
|
|
|
- }
|
|
|
+ wr32(hw, hw->aq.asq.head, 0);
|
|
|
+ wr32(hw, hw->aq.asq.tail, 0);
|
|
|
+ wr32(hw, hw->aq.asq.len, 0);
|
|
|
|
|
|
/* make sure lock is available */
|
|
|
mutex_lock(&hw->aq.asq_mutex);
|
|
@@ -505,15 +503,9 @@ static i40e_status i40e_shutdown_arq(struct i40e_hw *hw)
|
|
|
return I40E_ERR_NOT_READY;
|
|
|
|
|
|
/* Stop firmware AdminQ processing */
|
|
|
- if (hw->mac.type == I40E_MAC_VF) {
|
|
|
- wr32(hw, I40E_VF_ARQLEN1, 0);
|
|
|
- wr32(hw, I40E_VF_ARQH1, 0);
|
|
|
- wr32(hw, I40E_VF_ARQT1, 0);
|
|
|
- } else {
|
|
|
- wr32(hw, I40E_PF_ARQLEN, 0);
|
|
|
- wr32(hw, I40E_PF_ARQH, 0);
|
|
|
- wr32(hw, I40E_PF_ARQT, 0);
|
|
|
- }
|
|
|
+ wr32(hw, hw->aq.arq.head, 0);
|
|
|
+ wr32(hw, hw->aq.arq.tail, 0);
|
|
|
+ wr32(hw, hw->aq.arq.len, 0);
|
|
|
|
|
|
/* make sure lock is available */
|
|
|
mutex_lock(&hw->aq.arq_mutex);
|
|
@@ -966,27 +958,13 @@ void i40e_resume_aq(struct i40e_hw *hw)
|
|
|
hw->aq.asq.next_to_clean = 0;
|
|
|
|
|
|
i40e_config_asq_regs(hw);
|
|
|
- reg = hw->aq.num_asq_entries;
|
|
|
-
|
|
|
- if (hw->mac.type == I40E_MAC_VF) {
|
|
|
- reg |= I40E_VF_ATQLEN_ATQENABLE_MASK;
|
|
|
- wr32(hw, I40E_VF_ATQLEN1, reg);
|
|
|
- } else {
|
|
|
- reg |= I40E_PF_ATQLEN_ATQENABLE_MASK;
|
|
|
- wr32(hw, I40E_PF_ATQLEN, reg);
|
|
|
- }
|
|
|
+ reg = hw->aq.num_asq_entries | I40E_PF_ATQLEN_ATQENABLE_MASK;
|
|
|
+ wr32(hw, hw->aq.asq.len, reg);
|
|
|
|
|
|
hw->aq.arq.next_to_use = 0;
|
|
|
hw->aq.arq.next_to_clean = 0;
|
|
|
|
|
|
i40e_config_arq_regs(hw);
|
|
|
- reg = hw->aq.num_arq_entries;
|
|
|
-
|
|
|
- if (hw->mac.type == I40E_MAC_VF) {
|
|
|
- reg |= I40E_VF_ATQLEN_ATQENABLE_MASK;
|
|
|
- wr32(hw, I40E_VF_ARQLEN1, reg);
|
|
|
- } else {
|
|
|
- reg |= I40E_PF_ATQLEN_ATQENABLE_MASK;
|
|
|
- wr32(hw, I40E_PF_ARQLEN, reg);
|
|
|
- }
|
|
|
+ reg = hw->aq.num_arq_entries | I40E_PF_ATQLEN_ATQENABLE_MASK;
|
|
|
+ wr32(hw, hw->aq.arq.len, reg);
|
|
|
}
|