|
@@ -36,45 +36,45 @@ static const struct engine_info {
|
|
|
int (*init_execlists)(struct intel_engine_cs *engine);
|
|
|
} intel_engines[] = {
|
|
|
[RCS] = {
|
|
|
- .name = "render ring",
|
|
|
- .exec_id = I915_EXEC_RENDER,
|
|
|
+ .name = "rcs",
|
|
|
.hw_id = RCS_HW,
|
|
|
+ .exec_id = I915_EXEC_RENDER,
|
|
|
.mmio_base = RENDER_RING_BASE,
|
|
|
.irq_shift = GEN8_RCS_IRQ_SHIFT,
|
|
|
.init_execlists = logical_render_ring_init,
|
|
|
.init_legacy = intel_init_render_ring_buffer,
|
|
|
},
|
|
|
[BCS] = {
|
|
|
- .name = "blitter ring",
|
|
|
- .exec_id = I915_EXEC_BLT,
|
|
|
+ .name = "bcs",
|
|
|
.hw_id = BCS_HW,
|
|
|
+ .exec_id = I915_EXEC_BLT,
|
|
|
.mmio_base = BLT_RING_BASE,
|
|
|
.irq_shift = GEN8_BCS_IRQ_SHIFT,
|
|
|
.init_execlists = logical_xcs_ring_init,
|
|
|
.init_legacy = intel_init_blt_ring_buffer,
|
|
|
},
|
|
|
[VCS] = {
|
|
|
- .name = "bsd ring",
|
|
|
- .exec_id = I915_EXEC_BSD,
|
|
|
+ .name = "vcs",
|
|
|
.hw_id = VCS_HW,
|
|
|
+ .exec_id = I915_EXEC_BSD,
|
|
|
.mmio_base = GEN6_BSD_RING_BASE,
|
|
|
.irq_shift = GEN8_VCS1_IRQ_SHIFT,
|
|
|
.init_execlists = logical_xcs_ring_init,
|
|
|
.init_legacy = intel_init_bsd_ring_buffer,
|
|
|
},
|
|
|
[VCS2] = {
|
|
|
- .name = "bsd2 ring",
|
|
|
- .exec_id = I915_EXEC_BSD,
|
|
|
+ .name = "vcs2",
|
|
|
.hw_id = VCS2_HW,
|
|
|
+ .exec_id = I915_EXEC_BSD,
|
|
|
.mmio_base = GEN8_BSD2_RING_BASE,
|
|
|
.irq_shift = GEN8_VCS2_IRQ_SHIFT,
|
|
|
.init_execlists = logical_xcs_ring_init,
|
|
|
.init_legacy = intel_init_bsd2_ring_buffer,
|
|
|
},
|
|
|
[VECS] = {
|
|
|
- .name = "video enhancement ring",
|
|
|
- .exec_id = I915_EXEC_VEBOX,
|
|
|
+ .name = "vecs",
|
|
|
.hw_id = VECS_HW,
|
|
|
+ .exec_id = I915_EXEC_VEBOX,
|
|
|
.mmio_base = VEBOX_RING_BASE,
|
|
|
.irq_shift = GEN8_VECS_IRQ_SHIFT,
|
|
|
.init_execlists = logical_xcs_ring_init,
|