|
@@ -467,7 +467,7 @@ static int gic_set_affinity(struct irq_data *d, const struct cpumask *cpumask,
|
|
|
gic_map_to_vpe(irq, mips_cm_vp_id(cpumask_first(&tmp)));
|
|
|
|
|
|
/* Update the pcpu_masks */
|
|
|
- for (i = 0; i < gic_vpes; i++)
|
|
|
+ for (i = 0; i < min(gic_vpes, NR_CPUS); i++)
|
|
|
clear_bit(irq, pcpu_masks[i].pcpu_mask);
|
|
|
set_bit(irq, pcpu_masks[cpumask_first(&tmp)].pcpu_mask);
|
|
|
|
|
@@ -707,7 +707,7 @@ static int gic_shared_irq_domain_map(struct irq_domain *d, unsigned int virq,
|
|
|
spin_lock_irqsave(&gic_lock, flags);
|
|
|
gic_map_to_pin(intr, gic_cpu_pin);
|
|
|
gic_map_to_vpe(intr, vpe);
|
|
|
- for (i = 0; i < gic_vpes; i++)
|
|
|
+ for (i = 0; i < min(gic_vpes, NR_CPUS); i++)
|
|
|
clear_bit(intr, pcpu_masks[i].pcpu_mask);
|
|
|
set_bit(intr, pcpu_masks[vpe].pcpu_mask);
|
|
|
spin_unlock_irqrestore(&gic_lock, flags);
|