|
@@ -48,25 +48,14 @@ static struct map_desc u8500_uart_io_desc[] __initdata = {
|
|
|
__IO_DEV_DESC(U8500_UART0_BASE, SZ_4K),
|
|
|
__IO_DEV_DESC(U8500_UART2_BASE, SZ_4K),
|
|
|
};
|
|
|
+
|
|
|
/* U8500 and U9540 common io_desc */
|
|
|
static struct map_desc u8500_common_io_desc[] __initdata = {
|
|
|
/* SCU base also covers GIC CPU BASE and TWD with its 4K page */
|
|
|
__IO_DEV_DESC(U8500_SCU_BASE, SZ_4K),
|
|
|
__IO_DEV_DESC(U8500_GIC_DIST_BASE, SZ_4K),
|
|
|
__IO_DEV_DESC(U8500_L2CC_BASE, SZ_4K),
|
|
|
- __IO_DEV_DESC(U8500_MTU0_BASE, SZ_4K),
|
|
|
__IO_DEV_DESC(U8500_BACKUPRAM0_BASE, SZ_8K),
|
|
|
-
|
|
|
- __IO_DEV_DESC(U8500_CLKRST1_BASE, SZ_4K),
|
|
|
- __IO_DEV_DESC(U8500_CLKRST2_BASE, SZ_4K),
|
|
|
- __IO_DEV_DESC(U8500_CLKRST3_BASE, SZ_4K),
|
|
|
- __IO_DEV_DESC(U8500_CLKRST5_BASE, SZ_4K),
|
|
|
- __IO_DEV_DESC(U8500_CLKRST6_BASE, SZ_4K),
|
|
|
-
|
|
|
- __IO_DEV_DESC(U8500_GPIO0_BASE, SZ_4K),
|
|
|
- __IO_DEV_DESC(U8500_GPIO1_BASE, SZ_4K),
|
|
|
- __IO_DEV_DESC(U8500_GPIO2_BASE, SZ_4K),
|
|
|
- __IO_DEV_DESC(U8500_GPIO3_BASE, SZ_4K),
|
|
|
};
|
|
|
|
|
|
/* U8500 IO map specific description */
|