|
@@ -176,31 +176,6 @@ enum interface_select_pci {
|
|
|
INTF_SEL3_RSV = 3,
|
|
|
};
|
|
|
|
|
|
-enum hal_fw_c2h_cmd_id {
|
|
|
- HAL_FW_C2H_CMD_READ_MACREG = 0,
|
|
|
- HAL_FW_C2H_CMD_READ_BBREG = 1,
|
|
|
- HAL_FW_C2H_CMD_READ_RFREG = 2,
|
|
|
- HAL_FW_C2H_CMD_READ_EEPROM = 3,
|
|
|
- HAL_FW_C2H_CMD_READ_EFUSE = 4,
|
|
|
- HAL_FW_C2H_CMD_READ_CAM = 5,
|
|
|
- HAL_FW_C2H_CMD_GET_BASICRATE = 6,
|
|
|
- HAL_FW_C2H_CMD_GET_DATARATE = 7,
|
|
|
- HAL_FW_C2H_CMD_SURVEY = 8,
|
|
|
- HAL_FW_C2H_CMD_SURVEYDONE = 9,
|
|
|
- HAL_FW_C2H_CMD_JOINBSS = 10,
|
|
|
- HAL_FW_C2H_CMD_ADDSTA = 11,
|
|
|
- HAL_FW_C2H_CMD_DELSTA = 12,
|
|
|
- HAL_FW_C2H_CMD_ATIMDONE = 13,
|
|
|
- HAL_FW_C2H_CMD_TX_REPORT = 14,
|
|
|
- HAL_FW_C2H_CMD_CCX_REPORT = 15,
|
|
|
- HAL_FW_C2H_CMD_DTM_REPORT = 16,
|
|
|
- HAL_FW_C2H_CMD_TX_RATE_STATISTICS = 17,
|
|
|
- HAL_FW_C2H_CMD_C2HLBK = 18,
|
|
|
- HAL_FW_C2H_CMD_C2HDBG = 19,
|
|
|
- HAL_FW_C2H_CMD_C2HFEEDBACK = 20,
|
|
|
- HAL_FW_C2H_CMD_MAX
|
|
|
-};
|
|
|
-
|
|
|
enum rtl_desc_qsel {
|
|
|
QSLT_BK = 0x2,
|
|
|
QSLT_BE = 0x0,
|