|
@@ -1557,7 +1557,7 @@ int amdgpu_dm_plane_init(struct amdgpu_display_manager *dm,
|
|
{
|
|
{
|
|
int res = -EPERM;
|
|
int res = -EPERM;
|
|
|
|
|
|
- switch (aplane->plane_type) {
|
|
|
|
|
|
+ switch (aplane->base.type) {
|
|
case DRM_PLANE_TYPE_PRIMARY:
|
|
case DRM_PLANE_TYPE_PRIMARY:
|
|
aplane->base.format_default = true;
|
|
aplane->base.format_default = true;
|
|
|
|
|
|
@@ -1568,7 +1568,7 @@ int amdgpu_dm_plane_init(struct amdgpu_display_manager *dm,
|
|
&dm_plane_funcs,
|
|
&dm_plane_funcs,
|
|
rgb_formats,
|
|
rgb_formats,
|
|
ARRAY_SIZE(rgb_formats),
|
|
ARRAY_SIZE(rgb_formats),
|
|
- NULL, aplane->plane_type, NULL);
|
|
|
|
|
|
+ NULL, aplane->base.type, NULL);
|
|
break;
|
|
break;
|
|
case DRM_PLANE_TYPE_OVERLAY:
|
|
case DRM_PLANE_TYPE_OVERLAY:
|
|
res = drm_universal_plane_init(
|
|
res = drm_universal_plane_init(
|
|
@@ -1578,7 +1578,7 @@ int amdgpu_dm_plane_init(struct amdgpu_display_manager *dm,
|
|
&dm_plane_funcs,
|
|
&dm_plane_funcs,
|
|
yuv_formats,
|
|
yuv_formats,
|
|
ARRAY_SIZE(yuv_formats),
|
|
ARRAY_SIZE(yuv_formats),
|
|
- NULL, aplane->plane_type, NULL);
|
|
|
|
|
|
+ NULL, aplane->base.type, NULL);
|
|
break;
|
|
break;
|
|
case DRM_PLANE_TYPE_CURSOR:
|
|
case DRM_PLANE_TYPE_CURSOR:
|
|
res = drm_universal_plane_init(
|
|
res = drm_universal_plane_init(
|
|
@@ -1588,7 +1588,7 @@ int amdgpu_dm_plane_init(struct amdgpu_display_manager *dm,
|
|
&dm_plane_funcs,
|
|
&dm_plane_funcs,
|
|
cursor_formats,
|
|
cursor_formats,
|
|
ARRAY_SIZE(cursor_formats),
|
|
ARRAY_SIZE(cursor_formats),
|
|
- NULL, aplane->plane_type, NULL);
|
|
|
|
|
|
+ NULL, aplane->base.type, NULL);
|
|
break;
|
|
break;
|
|
}
|
|
}
|
|
|
|
|