|
@@ -655,12 +655,12 @@ int em28xx_capture_start(struct em28xx *dev, int start)
|
|
|
rc = em28xx_write_reg_bits(dev,
|
|
|
EM2874_R5F_TS_ENABLE,
|
|
|
start ? EM2874_TS1_CAPTURE_ENABLE : 0x00,
|
|
|
- EM2874_TS1_CAPTURE_ENABLE);
|
|
|
+ EM2874_TS1_CAPTURE_ENABLE | EM2874_TS1_FILTER_ENABLE | EM2874_TS1_NULL_DISCARD);
|
|
|
else
|
|
|
rc = em28xx_write_reg_bits(dev,
|
|
|
EM2874_R5F_TS_ENABLE,
|
|
|
start ? EM2874_TS2_CAPTURE_ENABLE : 0x00,
|
|
|
- EM2874_TS2_CAPTURE_ENABLE);
|
|
|
+ EM2874_TS2_CAPTURE_ENABLE | EM2874_TS2_FILTER_ENABLE | EM2874_TS2_NULL_DISCARD);
|
|
|
} else {
|
|
|
/* FIXME: which is the best order? */
|
|
|
/* video registers are sampled by VREF */
|