|
@@ -55,7 +55,7 @@
|
|
|
#define ADF_C3XXX_MAX_ACCELERATORS 3
|
|
|
#define ADF_C3XXX_MAX_ACCELENGINES 6
|
|
|
#define ADF_C3XXX_ACCELERATORS_REG_OFFSET 16
|
|
|
-#define ADF_C3XXX_ACCELERATORS_MASK 0x3
|
|
|
+#define ADF_C3XXX_ACCELERATORS_MASK 0x7
|
|
|
#define ADF_C3XXX_ACCELENGINES_MASK 0x3F
|
|
|
#define ADF_C3XXX_ETR_MAX_BANKS 16
|
|
|
#define ADF_C3XXX_SMIAPF0_MASK_OFFSET (0x3A000 + 0x28)
|