瀏覽代碼

ARM: dts: omap5-uevm: Provide USB Host PHY clock frequency

USB Host PHY clock on port 2 must be configured to 19.2MHz.
Provide this information.

Cc: Sricharan R <r.sricharan@ti.com>
Signed-off-by: Roger Quadros <rogerq@ti.com>
Signed-off-by: Benoit Cousson <benoit.cousson@linaro.org>
Roger Quadros 12 年之前
父節點
當前提交
153030c22d
共有 1 個文件被更改,包括 7 次插入0 次删除
  1. 7 0
      arch/arm/boot/dts/omap5-uevm.dts

+ 7 - 0
arch/arm/boot/dts/omap5-uevm.dts

@@ -42,6 +42,13 @@
 	hsusb2_phy: hsusb2_phy {
 	hsusb2_phy: hsusb2_phy {
 		compatible = "usb-nop-xceiv";
 		compatible = "usb-nop-xceiv";
 		reset-supply = <&hsusb2_reset>;
 		reset-supply = <&hsusb2_reset>;
+	/**
+	  * FIXME
+	  * Put the right clock phandle here when available
+	  *	clocks = <&auxclk1>;
+	  *	clock-names = "main_clk";
+	  */
+		clock-frequency = <19200000>;
 	};
 	};
 
 
 	/* HS USB Port 3 RESET */
 	/* HS USB Port 3 RESET */