|
@@ -23,6 +23,7 @@
|
|
|
#include "pci.h"
|
|
|
|
|
|
static int pci_msi_enable = 1;
|
|
|
+int pci_msi_ignore_mask;
|
|
|
|
|
|
#define msix_table_size(flags) ((flags & PCI_MSIX_FLAGS_QSIZE) + 1)
|
|
|
|
|
@@ -163,11 +164,11 @@ static inline __attribute_const__ u32 msi_mask(unsigned x)
|
|
|
* reliably as devices without an INTx disable bit will then generate a
|
|
|
* level IRQ which will never be cleared.
|
|
|
*/
|
|
|
-u32 default_msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag)
|
|
|
+u32 __msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag)
|
|
|
{
|
|
|
u32 mask_bits = desc->masked;
|
|
|
|
|
|
- if (!desc->msi_attrib.maskbit)
|
|
|
+ if (pci_msi_ignore_mask || !desc->msi_attrib.maskbit)
|
|
|
return 0;
|
|
|
|
|
|
mask_bits &= ~mask;
|
|
@@ -177,14 +178,9 @@ u32 default_msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag)
|
|
|
return mask_bits;
|
|
|
}
|
|
|
|
|
|
-__weak u32 arch_msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag)
|
|
|
-{
|
|
|
- return default_msi_mask_irq(desc, mask, flag);
|
|
|
-}
|
|
|
-
|
|
|
static void msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag)
|
|
|
{
|
|
|
- desc->masked = arch_msi_mask_irq(desc, mask, flag);
|
|
|
+ desc->masked = __msi_mask_irq(desc, mask, flag);
|
|
|
}
|
|
|
|
|
|
/*
|
|
@@ -194,11 +190,15 @@ static void msi_mask_irq(struct msi_desc *desc, u32 mask, u32 flag)
|
|
|
* file. This saves a few milliseconds when initialising devices with lots
|
|
|
* of MSI-X interrupts.
|
|
|
*/
|
|
|
-u32 default_msix_mask_irq(struct msi_desc *desc, u32 flag)
|
|
|
+u32 __msix_mask_irq(struct msi_desc *desc, u32 flag)
|
|
|
{
|
|
|
u32 mask_bits = desc->masked;
|
|
|
unsigned offset = desc->msi_attrib.entry_nr * PCI_MSIX_ENTRY_SIZE +
|
|
|
PCI_MSIX_ENTRY_VECTOR_CTRL;
|
|
|
+
|
|
|
+ if (pci_msi_ignore_mask)
|
|
|
+ return 0;
|
|
|
+
|
|
|
mask_bits &= ~PCI_MSIX_ENTRY_CTRL_MASKBIT;
|
|
|
if (flag)
|
|
|
mask_bits |= PCI_MSIX_ENTRY_CTRL_MASKBIT;
|
|
@@ -207,14 +207,9 @@ u32 default_msix_mask_irq(struct msi_desc *desc, u32 flag)
|
|
|
return mask_bits;
|
|
|
}
|
|
|
|
|
|
-__weak u32 arch_msix_mask_irq(struct msi_desc *desc, u32 flag)
|
|
|
-{
|
|
|
- return default_msix_mask_irq(desc, flag);
|
|
|
-}
|
|
|
-
|
|
|
static void msix_mask_irq(struct msi_desc *desc, u32 flag)
|
|
|
{
|
|
|
- desc->masked = arch_msix_mask_irq(desc, flag);
|
|
|
+ desc->masked = __msix_mask_irq(desc, flag);
|
|
|
}
|
|
|
|
|
|
static void msi_set_mask_bit(struct irq_data *data, u32 flag)
|
|
@@ -869,7 +864,7 @@ void pci_msi_shutdown(struct pci_dev *dev)
|
|
|
/* Return the device with MSI unmasked as initial states */
|
|
|
mask = msi_mask(desc->msi_attrib.multi_cap);
|
|
|
/* Keep cached state to be restored */
|
|
|
- arch_msi_mask_irq(desc, mask, ~mask);
|
|
|
+ __msi_mask_irq(desc, mask, ~mask);
|
|
|
|
|
|
/* Restore dev->irq to its default pin-assertion irq */
|
|
|
dev->irq = desc->msi_attrib.default_irq;
|
|
@@ -967,7 +962,7 @@ void pci_msix_shutdown(struct pci_dev *dev)
|
|
|
/* Return the device with MSI-X masked as initial states */
|
|
|
list_for_each_entry(entry, &dev->msi_list, list) {
|
|
|
/* Keep cached states to be restored */
|
|
|
- arch_msix_mask_irq(entry, 1);
|
|
|
+ __msix_mask_irq(entry, 1);
|
|
|
}
|
|
|
|
|
|
msix_clear_and_set_ctrl(dev, PCI_MSIX_FLAGS_ENABLE, 0);
|