|
@@ -72,7 +72,6 @@
|
|
#define OMAP3430_ISP_CSI2A_END (OMAP3430_ISP_CSI2A_BASE + 0x16F)
|
|
#define OMAP3430_ISP_CSI2A_END (OMAP3430_ISP_CSI2A_BASE + 0x16F)
|
|
#define OMAP3430_ISP_CSI2PHY_END (OMAP3430_ISP_CSI2PHY_BASE + 0x007)
|
|
#define OMAP3430_ISP_CSI2PHY_END (OMAP3430_ISP_CSI2PHY_BASE + 0x007)
|
|
|
|
|
|
-#define OMAP34XX_IVA_INTC_BASE 0x40000000
|
|
|
|
#define OMAP34XX_HSUSB_OTG_BASE (L4_34XX_BASE + 0xAB000)
|
|
#define OMAP34XX_HSUSB_OTG_BASE (L4_34XX_BASE + 0xAB000)
|
|
#define OMAP34XX_USBTLL_BASE (L4_34XX_BASE + 0x62000)
|
|
#define OMAP34XX_USBTLL_BASE (L4_34XX_BASE + 0x62000)
|
|
#define OMAP34XX_UHH_CONFIG_BASE (L4_34XX_BASE + 0x64000)
|
|
#define OMAP34XX_UHH_CONFIG_BASE (L4_34XX_BASE + 0x64000)
|
|
@@ -83,9 +82,5 @@
|
|
|
|
|
|
#define OMAP34XX_MAILBOX_BASE (L4_34XX_BASE + 0x94000)
|
|
#define OMAP34XX_MAILBOX_BASE (L4_34XX_BASE + 0x94000)
|
|
|
|
|
|
-#define OMAP34XX_DSP_BASE 0x58000000
|
|
|
|
-#define OMAP34XX_DSP_MEM_BASE (OMAP34XX_DSP_BASE + 0x0)
|
|
|
|
-#define OMAP34XX_DSP_IPI_BASE (OMAP34XX_DSP_BASE + 0x1000000)
|
|
|
|
-#define OMAP34XX_DSP_MMU_BASE (OMAP34XX_DSP_BASE + 0x2000000)
|
|
|
|
#endif /* __ASM_ARCH_OMAP34XX_H */
|
|
#endif /* __ASM_ARCH_OMAP34XX_H */
|
|
|
|
|