|
@@ -2796,6 +2796,7 @@ static struct clk_branch gcc_ufs_tx_symbol_0_clk = {
|
|
|
|
|
|
static struct clk_branch gcc_ufs_rx_symbol_0_clk = {
|
|
static struct clk_branch gcc_ufs_rx_symbol_0_clk = {
|
|
.halt_reg = 0x7501c,
|
|
.halt_reg = 0x7501c,
|
|
|
|
+ .halt_check = BRANCH_HALT_SKIP,
|
|
.clkr = {
|
|
.clkr = {
|
|
.enable_reg = 0x7501c,
|
|
.enable_reg = 0x7501c,
|
|
.enable_mask = BIT(0),
|
|
.enable_mask = BIT(0),
|
|
@@ -2811,6 +2812,7 @@ static struct clk_branch gcc_ufs_rx_symbol_0_clk = {
|
|
|
|
|
|
static struct clk_branch gcc_ufs_rx_symbol_1_clk = {
|
|
static struct clk_branch gcc_ufs_rx_symbol_1_clk = {
|
|
.halt_reg = 0x75020,
|
|
.halt_reg = 0x75020,
|
|
|
|
+ .halt_check = BRANCH_HALT_SKIP,
|
|
.clkr = {
|
|
.clkr = {
|
|
.enable_reg = 0x75020,
|
|
.enable_reg = 0x75020,
|
|
.enable_mask = BIT(0),
|
|
.enable_mask = BIT(0),
|