|
@@ -1062,7 +1062,7 @@ static bool vlv_need_sprite0_fifo_workaround(unsigned int active_planes)
|
|
|
static int vlv_compute_fifo(struct intel_crtc_state *crtc_state)
|
|
|
{
|
|
|
struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc);
|
|
|
- const struct vlv_pipe_wm *raw =
|
|
|
+ const struct g4x_pipe_wm *raw =
|
|
|
&crtc_state->wm.vlv.raw[VLV_WM_LEVEL_PM2];
|
|
|
struct vlv_fifo_state *fifo_state = &crtc_state->wm.vlv.fifo_state;
|
|
|
unsigned int active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR);
|
|
@@ -1178,7 +1178,7 @@ static bool vlv_raw_plane_wm_set(struct intel_crtc_state *crtc_state,
|
|
|
bool dirty = false;
|
|
|
|
|
|
for (; level < num_levels; level++) {
|
|
|
- struct vlv_pipe_wm *raw = &crtc_state->wm.vlv.raw[level];
|
|
|
+ struct g4x_pipe_wm *raw = &crtc_state->wm.vlv.raw[level];
|
|
|
|
|
|
dirty |= raw->plane[plane_id] != value;
|
|
|
raw->plane[plane_id] = value;
|
|
@@ -1202,7 +1202,7 @@ static bool vlv_raw_plane_wm_compute(struct intel_crtc_state *crtc_state,
|
|
|
}
|
|
|
|
|
|
for (level = 0; level < num_levels; level++) {
|
|
|
- struct vlv_pipe_wm *raw = &crtc_state->wm.vlv.raw[level];
|
|
|
+ struct g4x_pipe_wm *raw = &crtc_state->wm.vlv.raw[level];
|
|
|
int wm = vlv_compute_wm_level(crtc_state, plane_state, level);
|
|
|
int max_wm = plane_id == PLANE_CURSOR ? 63 : 511;
|
|
|
|
|
@@ -1230,7 +1230,7 @@ out:
|
|
|
static bool vlv_raw_plane_wm_is_valid(const struct intel_crtc_state *crtc_state,
|
|
|
enum plane_id plane_id, int level)
|
|
|
{
|
|
|
- const struct vlv_pipe_wm *raw =
|
|
|
+ const struct g4x_pipe_wm *raw =
|
|
|
&crtc_state->wm.vlv.raw[level];
|
|
|
const struct vlv_fifo_state *fifo_state =
|
|
|
&crtc_state->wm.vlv.fifo_state;
|
|
@@ -1315,7 +1315,7 @@ static int vlv_compute_pipe_wm(struct intel_crtc_state *crtc_state)
|
|
|
wm_state->cxsr = crtc->pipe != PIPE_C && num_active_planes == 1;
|
|
|
|
|
|
for (level = 0; level < wm_state->num_levels; level++) {
|
|
|
- const struct vlv_pipe_wm *raw = &crtc_state->wm.vlv.raw[level];
|
|
|
+ const struct g4x_pipe_wm *raw = &crtc_state->wm.vlv.raw[level];
|
|
|
const int sr_fifo_size = INTEL_INFO(dev_priv)->num_pipes * 512 - 1;
|
|
|
|
|
|
if (!vlv_raw_crtc_wm_is_valid(crtc_state, level))
|
|
@@ -4785,7 +4785,7 @@ void vlv_wm_get_hw_state(struct drm_device *dev)
|
|
|
active->cxsr = wm->cxsr;
|
|
|
|
|
|
for (level = 0; level < active->num_levels; level++) {
|
|
|
- struct vlv_pipe_wm *raw =
|
|
|
+ struct g4x_pipe_wm *raw =
|
|
|
&crtc_state->wm.vlv.raw[level];
|
|
|
|
|
|
active->sr[level].plane = wm->sr.plane;
|
|
@@ -4845,7 +4845,7 @@ void vlv_wm_sanitize(struct drm_i915_private *dev_priv)
|
|
|
continue;
|
|
|
|
|
|
for (level = 0; level < wm_state->num_levels; level++) {
|
|
|
- struct vlv_pipe_wm *raw =
|
|
|
+ struct g4x_pipe_wm *raw =
|
|
|
&crtc_state->wm.vlv.raw[level];
|
|
|
|
|
|
raw->plane[plane_id] = 0;
|