|
@@ -927,7 +927,7 @@ nv84_chipset = {
|
|
|
.i2c = nv50_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g84_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g84_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -959,7 +959,7 @@ nv86_chipset = {
|
|
|
.i2c = nv50_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g84_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g84_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -991,7 +991,7 @@ nv92_chipset = {
|
|
|
.i2c = nv50_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g84_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g92_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -1023,7 +1023,7 @@ nv94_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g84_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -1055,7 +1055,7 @@ nv96_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g84_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -1087,7 +1087,7 @@ nv98_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g98_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -1119,7 +1119,7 @@ nva0_chipset = {
|
|
|
.i2c = nv50_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g84_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -1151,7 +1151,7 @@ nva3_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = gt215_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.pmu = gt215_pmu_new,
|
|
@@ -1185,7 +1185,7 @@ nva5_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = gt215_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.pmu = gt215_pmu_new,
|
|
@@ -1218,7 +1218,7 @@ nva8_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = gt215_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.pmu = gt215_pmu_new,
|
|
@@ -1251,7 +1251,7 @@ nvaa_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g98_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -1283,7 +1283,7 @@ nvac_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = g98_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.therm = g84_therm_new,
|
|
@@ -1315,7 +1315,7 @@ nvaf_chipset = {
|
|
|
.i2c = g94_i2c_new,
|
|
|
.imem = nv50_instmem_new,
|
|
|
.mc = gt215_mc_new,
|
|
|
- .mmu = nv50_mmu_new,
|
|
|
+ .mmu = g84_mmu_new,
|
|
|
.mxm = nv50_mxm_new,
|
|
|
.pci = g94_pci_new,
|
|
|
.pmu = gt215_pmu_new,
|