|
@@ -383,6 +383,18 @@ int amdgpu_irq_update(struct amdgpu_device *adev,
|
|
|
return r;
|
|
|
}
|
|
|
|
|
|
+void amdgpu_irq_gpu_reset_resume_helper(struct amdgpu_device *adev)
|
|
|
+{
|
|
|
+ int i, j;
|
|
|
+ for (i = 0; i < AMDGPU_MAX_IRQ_SRC_ID; i++) {
|
|
|
+ struct amdgpu_irq_src *src = adev->irq.sources[i];
|
|
|
+ if (!src)
|
|
|
+ continue;
|
|
|
+ for (j = 0; j < src->num_types; j++)
|
|
|
+ amdgpu_irq_update(adev, src, j);
|
|
|
+ }
|
|
|
+}
|
|
|
+
|
|
|
/**
|
|
|
* amdgpu_irq_get - enable interrupt
|
|
|
*
|