|
@@ -134,22 +134,6 @@ void irq_gc_ack_clr_bit(struct irq_data *d)
|
|
|
irq_gc_unlock(gc);
|
|
|
}
|
|
|
|
|
|
-/**
|
|
|
- * irq_gc_mask_disable_reg_and_ack - Mask and ack pending interrupt
|
|
|
- * @d: irq_data
|
|
|
- */
|
|
|
-void irq_gc_mask_disable_reg_and_ack(struct irq_data *d)
|
|
|
-{
|
|
|
- struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
|
|
|
- struct irq_chip_type *ct = irq_data_get_chip_type(d);
|
|
|
- u32 mask = d->mask;
|
|
|
-
|
|
|
- irq_gc_lock(gc);
|
|
|
- irq_reg_writel(gc, mask, ct->regs.mask);
|
|
|
- irq_reg_writel(gc, mask, ct->regs.ack);
|
|
|
- irq_gc_unlock(gc);
|
|
|
-}
|
|
|
-
|
|
|
/**
|
|
|
* irq_gc_mask_disable_and_ack_set - Mask and ack pending interrupt
|
|
|
* @d: irq_data
|