|
@@ -145,9 +145,6 @@
|
|
/* PCIERMSGIER */
|
|
/* PCIERMSGIER */
|
|
#define SH4A_PCIERMSGIER (0x004040) /* R/W - 0x0000 0000 32 */
|
|
#define SH4A_PCIERMSGIER (0x004040) /* R/W - 0x0000 0000 32 */
|
|
|
|
|
|
-/* PCIEPHYCTLR */
|
|
|
|
-#define SH4A_PCIEPHYCTLR (0x010000) /* R/W - 0x0000 0000 32 */
|
|
|
|
-
|
|
|
|
/* PCIEPHYADRR */
|
|
/* PCIEPHYADRR */
|
|
#define SH4A_PCIEPHYADRR (0x010004) /* R/W - 0x0000 0000 32 */
|
|
#define SH4A_PCIEPHYADRR (0x010004) /* R/W - 0x0000 0000 32 */
|
|
#define BITS_ACK (24) // Rev1.171
|
|
#define BITS_ACK (24) // Rev1.171
|