|
@@ -554,6 +554,12 @@ int soc15_set_ip_blocks(struct amdgpu_device *adev)
|
|
amdgpu_ip_block_add(adev, &amdgpu_pp_ip_block);
|
|
amdgpu_ip_block_add(adev, &amdgpu_pp_ip_block);
|
|
if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
|
|
if (adev->enable_virtual_display || amdgpu_sriov_vf(adev))
|
|
amdgpu_ip_block_add(adev, &dce_virtual_ip_block);
|
|
amdgpu_ip_block_add(adev, &dce_virtual_ip_block);
|
|
|
|
+#if defined(CONFIG_DRM_AMD_DC)
|
|
|
|
+ else if (amdgpu_device_has_dc_support(adev))
|
|
|
|
+ amdgpu_ip_block_add(adev, &dm_ip_block);
|
|
|
|
+#else
|
|
|
|
+# warning "Enable CONFIG_DRM_AMD_DC for display support on SOC15."
|
|
|
|
+#endif
|
|
amdgpu_ip_block_add(adev, &gfx_v9_0_ip_block);
|
|
amdgpu_ip_block_add(adev, &gfx_v9_0_ip_block);
|
|
amdgpu_ip_block_add(adev, &sdma_v4_0_ip_block);
|
|
amdgpu_ip_block_add(adev, &sdma_v4_0_ip_block);
|
|
amdgpu_ip_block_add(adev, &vcn_v1_0_ip_block);
|
|
amdgpu_ip_block_add(adev, &vcn_v1_0_ip_block);
|