|
@@ -303,6 +303,34 @@
|
|
|
clocks = <&osc24M>, <&pll6 2>, <&pll5 1>;
|
|
|
clock-output-names = "mbus";
|
|
|
};
|
|
|
+
|
|
|
+ /*
|
|
|
+ * Dummy clock used by output clocks
|
|
|
+ */
|
|
|
+ osc24M_32k: clk@1 {
|
|
|
+ #clock-cells = <0>;
|
|
|
+ compatible = "fixed-factor-clock";
|
|
|
+ clock-div = <750>;
|
|
|
+ clock-mult = <1>;
|
|
|
+ clocks = <&osc24M>;
|
|
|
+ clock-output-names = "osc24M_32k";
|
|
|
+ };
|
|
|
+
|
|
|
+ clk_out_a: clk@01c201f0 {
|
|
|
+ #clock-cells = <0>;
|
|
|
+ compatible = "allwinner,sun7i-a20-out-clk";
|
|
|
+ reg = <0x01c201f0 0x4>;
|
|
|
+ clocks = <&osc24M_32k>, <&osc32k>, <&osc24M>;
|
|
|
+ clock-output-names = "clk_out_a";
|
|
|
+ };
|
|
|
+
|
|
|
+ clk_out_b: clk@01c201f4 {
|
|
|
+ #clock-cells = <0>;
|
|
|
+ compatible = "allwinner,sun7i-a20-out-clk";
|
|
|
+ reg = <0x01c201f4 0x4>;
|
|
|
+ clocks = <&osc24M_32k>, <&osc32k>, <&osc24M>;
|
|
|
+ clock-output-names = "clk_out_b";
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
soc@01c00000 {
|