|
@@ -785,10 +785,9 @@ static void set_dsi_timings(struct drm_encoder *encoder,
|
|
|
{
|
|
|
struct drm_device *dev = encoder->dev;
|
|
|
struct drm_i915_private *dev_priv = dev->dev_private;
|
|
|
- struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
|
|
|
struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
|
|
|
enum port port;
|
|
|
- unsigned int bpp = intel_crtc->config->pipe_bpp;
|
|
|
+ unsigned int bpp = dsi_pixel_format_bpp(intel_dsi->pixel_format);
|
|
|
unsigned int lane_count = intel_dsi->lane_count;
|
|
|
|
|
|
u16 hactive, hfp, hsync, hbp, vfp, vsync, vbp;
|
|
@@ -859,7 +858,7 @@ static void intel_dsi_prepare(struct intel_encoder *intel_encoder)
|
|
|
struct intel_dsi *intel_dsi = enc_to_intel_dsi(encoder);
|
|
|
const struct drm_display_mode *adjusted_mode = &intel_crtc->config->base.adjusted_mode;
|
|
|
enum port port;
|
|
|
- unsigned int bpp = intel_crtc->config->pipe_bpp;
|
|
|
+ unsigned int bpp = dsi_pixel_format_bpp(intel_dsi->pixel_format);
|
|
|
u32 val, tmp;
|
|
|
u16 mode_hdisplay;
|
|
|
|