|
@@ -681,8 +681,9 @@ static ssize_t stm32_count_set_preset(struct iio_dev *indio_dev,
|
|
if (ret)
|
|
if (ret)
|
|
return ret;
|
|
return ret;
|
|
|
|
|
|
|
|
+ /* TIMx_ARR register shouldn't be buffered (ARPE=0) */
|
|
|
|
+ regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, 0);
|
|
regmap_write(priv->regmap, TIM_ARR, preset);
|
|
regmap_write(priv->regmap, TIM_ARR, preset);
|
|
- regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, TIM_CR1_ARPE);
|
|
|
|
|
|
|
|
return len;
|
|
return len;
|
|
}
|
|
}
|