|
@@ -25,6 +25,7 @@
|
|
#define MPLL_LOCK 0x4000
|
|
#define MPLL_LOCK 0x4000
|
|
#define MPLL_CON0 0x4100
|
|
#define MPLL_CON0 0x4100
|
|
#define SRC_CORE1 0x4204
|
|
#define SRC_CORE1 0x4204
|
|
|
|
+#define GATE_IP_ACP 0x8800
|
|
#define CPLL_LOCK 0x10020
|
|
#define CPLL_LOCK 0x10020
|
|
#define EPLL_LOCK 0x10030
|
|
#define EPLL_LOCK 0x10030
|
|
#define VPLL_LOCK 0x10040
|
|
#define VPLL_LOCK 0x10040
|
|
@@ -75,7 +76,6 @@
|
|
#define SRC_CDREX 0x20200
|
|
#define SRC_CDREX 0x20200
|
|
#define PLL_DIV2_SEL 0x20a24
|
|
#define PLL_DIV2_SEL 0x20a24
|
|
#define GATE_IP_DISP1 0x10928
|
|
#define GATE_IP_DISP1 0x10928
|
|
-#define GATE_IP_ACP 0x10000
|
|
|
|
|
|
|
|
/* list of PLLs to be registered */
|
|
/* list of PLLs to be registered */
|
|
enum exynos5250_plls {
|
|
enum exynos5250_plls {
|
|
@@ -120,7 +120,8 @@ enum exynos5250_clks {
|
|
spi2, i2s1, i2s2, pcm1, pcm2, pwm, spdif, ac97, hsi2c0, hsi2c1, hsi2c2,
|
|
spi2, i2s1, i2s2, pcm1, pcm2, pwm, spdif, ac97, hsi2c0, hsi2c1, hsi2c2,
|
|
hsi2c3, chipid, sysreg, pmu, cmu_top, cmu_core, cmu_mem, tzpc0, tzpc1,
|
|
hsi2c3, chipid, sysreg, pmu, cmu_top, cmu_core, cmu_mem, tzpc0, tzpc1,
|
|
tzpc2, tzpc3, tzpc4, tzpc5, tzpc6, tzpc7, tzpc8, tzpc9, hdmi_cec, mct,
|
|
tzpc2, tzpc3, tzpc4, tzpc5, tzpc6, tzpc7, tzpc8, tzpc9, hdmi_cec, mct,
|
|
- wdt, rtc, tmu, fimd1, mie1, dsim0, dp, mixer, hdmi, g2d,
|
|
|
|
|
|
+ wdt, rtc, tmu, fimd1, mie1, dsim0, dp, mixer, hdmi, g2d, mdma0,
|
|
|
|
+ smmu_mdma0,
|
|
|
|
|
|
/* mux clocks */
|
|
/* mux clocks */
|
|
mout_hdmi = 1024,
|
|
mout_hdmi = 1024,
|
|
@@ -354,8 +355,8 @@ static struct samsung_gate_clock exynos5250_gate_clks[] __initdata = {
|
|
GATE(smmu_gscl2, "smmu_gscl2", "aclk266", GATE_IP_GSCL, 9, 0, 0),
|
|
GATE(smmu_gscl2, "smmu_gscl2", "aclk266", GATE_IP_GSCL, 9, 0, 0),
|
|
GATE(smmu_gscl3, "smmu_gscl3", "aclk266", GATE_IP_GSCL, 10, 0, 0),
|
|
GATE(smmu_gscl3, "smmu_gscl3", "aclk266", GATE_IP_GSCL, 10, 0, 0),
|
|
GATE(mfc, "mfc", "aclk333", GATE_IP_MFC, 0, 0, 0),
|
|
GATE(mfc, "mfc", "aclk333", GATE_IP_MFC, 0, 0, 0),
|
|
- GATE(smmu_mfcl, "smmu_mfcl", "aclk333", GATE_IP_MFC, 1, 0, 0),
|
|
|
|
- GATE(smmu_mfcr, "smmu_mfcr", "aclk333", GATE_IP_MFC, 2, 0, 0),
|
|
|
|
|
|
+ GATE(smmu_mfcl, "smmu_mfcl", "aclk333", GATE_IP_MFC, 2, 0, 0),
|
|
|
|
+ GATE(smmu_mfcr, "smmu_mfcr", "aclk333", GATE_IP_MFC, 1, 0, 0),
|
|
GATE(rotator, "rotator", "aclk266", GATE_IP_GEN, 1, 0, 0),
|
|
GATE(rotator, "rotator", "aclk266", GATE_IP_GEN, 1, 0, 0),
|
|
GATE(jpeg, "jpeg", "aclk166", GATE_IP_GEN, 2, 0, 0),
|
|
GATE(jpeg, "jpeg", "aclk166", GATE_IP_GEN, 2, 0, 0),
|
|
GATE(mdma1, "mdma1", "aclk266", GATE_IP_GEN, 4, 0, 0),
|
|
GATE(mdma1, "mdma1", "aclk266", GATE_IP_GEN, 4, 0, 0),
|
|
@@ -406,7 +407,8 @@ static struct samsung_gate_clock exynos5250_gate_clks[] __initdata = {
|
|
GATE(hsi2c2, "hsi2c2", "aclk66", GATE_IP_PERIC, 30, 0, 0),
|
|
GATE(hsi2c2, "hsi2c2", "aclk66", GATE_IP_PERIC, 30, 0, 0),
|
|
GATE(hsi2c3, "hsi2c3", "aclk66", GATE_IP_PERIC, 31, 0, 0),
|
|
GATE(hsi2c3, "hsi2c3", "aclk66", GATE_IP_PERIC, 31, 0, 0),
|
|
GATE(chipid, "chipid", "aclk66", GATE_IP_PERIS, 0, 0, 0),
|
|
GATE(chipid, "chipid", "aclk66", GATE_IP_PERIS, 0, 0, 0),
|
|
- GATE(sysreg, "sysreg", "aclk66", GATE_IP_PERIS, 1, 0, 0),
|
|
|
|
|
|
+ GATE(sysreg, "sysreg", "aclk66",
|
|
|
|
+ GATE_IP_PERIS, 1, CLK_IGNORE_UNUSED, 0),
|
|
GATE(pmu, "pmu", "aclk66", GATE_IP_PERIS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(pmu, "pmu", "aclk66", GATE_IP_PERIS, 2, CLK_IGNORE_UNUSED, 0),
|
|
GATE(tzpc0, "tzpc0", "aclk66", GATE_IP_PERIS, 6, 0, 0),
|
|
GATE(tzpc0, "tzpc0", "aclk66", GATE_IP_PERIS, 6, 0, 0),
|
|
GATE(tzpc1, "tzpc1", "aclk66", GATE_IP_PERIS, 7, 0, 0),
|
|
GATE(tzpc1, "tzpc1", "aclk66", GATE_IP_PERIS, 7, 0, 0),
|
|
@@ -492,6 +494,8 @@ static struct samsung_gate_clock exynos5250_gate_clks[] __initdata = {
|
|
GATE(mixer, "mixer", "mout_aclk200_disp1", GATE_IP_DISP1, 5, 0, 0),
|
|
GATE(mixer, "mixer", "mout_aclk200_disp1", GATE_IP_DISP1, 5, 0, 0),
|
|
GATE(hdmi, "hdmi", "mout_aclk200_disp1", GATE_IP_DISP1, 6, 0, 0),
|
|
GATE(hdmi, "hdmi", "mout_aclk200_disp1", GATE_IP_DISP1, 6, 0, 0),
|
|
GATE(g2d, "g2d", "aclk200", GATE_IP_ACP, 3, 0, 0),
|
|
GATE(g2d, "g2d", "aclk200", GATE_IP_ACP, 3, 0, 0),
|
|
|
|
+ GATE(mdma0, "mdma0", "aclk266", GATE_IP_ACP, 1, 0, 0),
|
|
|
|
+ GATE(smmu_mdma0, "smmu_mdma0", "aclk266", GATE_IP_ACP, 5, 0, 0),
|
|
};
|
|
};
|
|
|
|
|
|
static struct samsung_pll_rate_table vpll_24mhz_tbl[] __initdata = {
|
|
static struct samsung_pll_rate_table vpll_24mhz_tbl[] __initdata = {
|