|
@@ -1300,7 +1300,7 @@ static int gfx_v8_0_rlc_init(struct amdgpu_device *adev)
|
|
|
|
|
|
if ((adev->asic_type == CHIP_CARRIZO) ||
|
|
|
(adev->asic_type == CHIP_STONEY)) {
|
|
|
- adev->gfx.rlc.cp_table_size = (96 * 5 * 4) + (64 * 1024); /* JT + GDS */
|
|
|
+ adev->gfx.rlc.cp_table_size = ALIGN(96 * 5 * 4, 2048) + (64 * 1024); /* JT + GDS */
|
|
|
if (adev->gfx.rlc.cp_table_obj == NULL) {
|
|
|
r = amdgpu_bo_create(adev, adev->gfx.rlc.cp_table_size, PAGE_SIZE, true,
|
|
|
AMDGPU_GEM_DOMAIN_VRAM,
|