|
@@ -0,0 +1,131 @@
|
|
|
+/*
|
|
|
+ * Device Tree Include file for Marvell Armada 37xx family of SoCs.
|
|
|
+ *
|
|
|
+ * Copyright (C) 2016 Marvell
|
|
|
+ *
|
|
|
+ * Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
|
+ *
|
|
|
+ * This file is dual-licensed: you can use it either under the terms
|
|
|
+ * of the GPL or the X11 license, at your option. Note that this dual
|
|
|
+ * licensing only applies to this file, and not this project as a
|
|
|
+ * whole.
|
|
|
+ *
|
|
|
+ * a) This file is free software; you can redistribute it and/or
|
|
|
+ * modify it under the terms of the GNU General Public License as
|
|
|
+ * published by the Free Software Foundation; either version 2 of the
|
|
|
+ * License, or (at your option) any later version.
|
|
|
+ *
|
|
|
+ * This file is distributed in the hope that it will be useful
|
|
|
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
+ * GNU General Public License for more details.
|
|
|
+ *
|
|
|
+ * Or, alternatively
|
|
|
+ *
|
|
|
+ * b) Permission is hereby granted, free of charge, to any person
|
|
|
+ * obtaining a copy of this software and associated documentation
|
|
|
+ * files (the "Software"), to deal in the Software without
|
|
|
+ * restriction, including without limitation the rights to use
|
|
|
+ * copy, modify, merge, publish, distribute, sublicense, and/or
|
|
|
+ * sell copies of the Software, and to permit persons to whom the
|
|
|
+ * Software is furnished to do so, subject to the following
|
|
|
+ * conditions:
|
|
|
+ *
|
|
|
+ * The above copyright notice and this permission notice shall be
|
|
|
+ * included in all copies or substantial portions of the Software.
|
|
|
+ *
|
|
|
+ * THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
|
|
|
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
|
|
|
+ * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
|
+ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
|
|
|
+ * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
|
|
|
+ * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
|
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
+ * OTHER DEALINGS IN THE SOFTWARE.
|
|
|
+ */
|
|
|
+
|
|
|
+#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
+
|
|
|
+/ {
|
|
|
+ model = "Marvell Armada 37xx SoC";
|
|
|
+ compatible = "marvell,armada3700";
|
|
|
+ interrupt-parent = <&gic>;
|
|
|
+ #address-cells = <2>;
|
|
|
+ #size-cells = <2>;
|
|
|
+
|
|
|
+ aliases {
|
|
|
+ serial0 = &uart0;
|
|
|
+ };
|
|
|
+
|
|
|
+ cpus {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ cpu@0 {
|
|
|
+ device_type = "cpu";
|
|
|
+ compatible = "arm,cortex-a53", "arm,armv8";
|
|
|
+ reg = <0>;
|
|
|
+ enable-method = "psci";
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ psci {
|
|
|
+ compatible = "arm,psci-0.2";
|
|
|
+ method = "smc";
|
|
|
+ };
|
|
|
+
|
|
|
+ timer {
|
|
|
+ compatible = "arm,armv8-timer";
|
|
|
+ interrupts = <GIC_PPI 13
|
|
|
+ (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
|
|
|
+ <GIC_PPI 14
|
|
|
+ (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
|
|
|
+ <GIC_PPI 11
|
|
|
+ (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>,
|
|
|
+ <GIC_PPI 10
|
|
|
+ (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
|
|
|
+ };
|
|
|
+
|
|
|
+ soc {
|
|
|
+ compatible = "simple-bus";
|
|
|
+ #address-cells = <2>;
|
|
|
+ #size-cells = <2>;
|
|
|
+ ranges;
|
|
|
+
|
|
|
+ internal-regs {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <1>;
|
|
|
+ compatible = "simple-bus";
|
|
|
+ /* 32M internal register @ 0xd000_0000 */
|
|
|
+ ranges = <0x0 0x0 0xd0000000 0x2000000>;
|
|
|
+
|
|
|
+ uart0: serial@12000 {
|
|
|
+ compatible = "marvell,armada-3700-uart";
|
|
|
+ reg = <0x12000 0x400>;
|
|
|
+ interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ usb3@58000 {
|
|
|
+ compatible = "generic-xhci";
|
|
|
+ reg = <0x58000 0x4000>;
|
|
|
+ interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ sata@e0000 {
|
|
|
+ compatible = "marvell,armada-3700-ahci";
|
|
|
+ reg = <0xe0000 0x2000>;
|
|
|
+ interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
+ status = "disabled";
|
|
|
+ };
|
|
|
+
|
|
|
+ gic: interrupt-controller@1d00000 {
|
|
|
+ compatible = "arm,gic-v3";
|
|
|
+ #interrupt-cells = <3>;
|
|
|
+ interrupt-controller;
|
|
|
+ reg = <0x1d00000 0x10000>, /* GICD */
|
|
|
+ <0x1d40000 0x40000>; /* GICR */
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+};
|