|
@@ -31,10 +31,12 @@
|
|
|
#define GLOBAL2_SWITCH_MGMT_FLOW_CONTROL_MSG BIT(13)
|
|
|
#define GLOBAL2_SWITCH_MGMT_FORCE_FLOW_CTRL_PRI BIT(7)
|
|
|
#define GLOBAL2_SWITCH_MGMT_RSVD2CPU BIT(3)
|
|
|
-#define GLOBAL2_DEVICE_MAPPING 0x06
|
|
|
-#define GLOBAL2_DEVICE_MAPPING_UPDATE BIT(15)
|
|
|
-#define GLOBAL2_DEVICE_MAPPING_TARGET_SHIFT 8
|
|
|
-#define GLOBAL2_DEVICE_MAPPING_PORT_MASK 0x0f
|
|
|
+
|
|
|
+/* Offset 0x06: Device Mapping Table Register */
|
|
|
+#define MV88E6XXX_G2_DEVICE_MAPPING 0x06
|
|
|
+#define MV88E6XXX_G2_DEVICE_MAPPING_UPDATE 0x8000
|
|
|
+#define MV88E6XXX_G2_DEVICE_MAPPING_DEV_MASK 0x1f00
|
|
|
+#define MV88E6XXX_G2_DEVICE_MAPPING_PORT_MASK 0x000f
|
|
|
|
|
|
/* Offset 0x07: Trunk Mask Table Register */
|
|
|
#define MV88E6XXX_G2_TRUNK_MASK 0x07
|