|
@@ -121,12 +121,11 @@
|
|
|
|
|
|
/* dptx phy addr */
|
|
|
#define DP_TX_PHY_CONFIG_REG 0x2000
|
|
|
-#define DP_TX_PHY_STATUS_REG 0x2004
|
|
|
-#define DP_TX_PHY_SW_RESET 0x2008
|
|
|
-#define DP_TX_PHY_SCRAMBLER_SEED 0x200c
|
|
|
-#define DP_TX_PHY_TRAINING_01_04 0x2010
|
|
|
-#define DP_TX_PHY_TRAINING_05_08 0x2014
|
|
|
-#define DP_TX_PHY_TRAINING_09_10 0x2018
|
|
|
+#define DP_TX_PHY_SW_RESET 0x2004
|
|
|
+#define DP_TX_PHY_SCRAMBLER_SEED 0x2008
|
|
|
+#define DP_TX_PHY_TRAINING_01_04 0x200c
|
|
|
+#define DP_TX_PHY_TRAINING_05_08 0x2010
|
|
|
+#define DP_TX_PHY_TRAINING_09_10 0x2014
|
|
|
#define TEST_COR 0x23fc
|
|
|
|
|
|
/* dptx hpd addr */
|