|
@@ -101,6 +101,7 @@ DWC HDMI PHY
|
|
|
|
|
|
Required properties:
|
|
|
- compatible: value must be one of:
|
|
|
+ * allwinner,sun50i-a64-hdmi-phy
|
|
|
* allwinner,sun8i-a83t-hdmi-phy
|
|
|
* allwinner,sun8i-h3-hdmi-phy
|
|
|
- reg: base address and size of memory-mapped region
|
|
@@ -111,8 +112,9 @@ Required properties:
|
|
|
- resets: phandle to the reset controller driving the PHY
|
|
|
- reset-names: must be "phy"
|
|
|
|
|
|
-H3 HDMI PHY requires additional clock:
|
|
|
+H3 and A64 HDMI PHY require additional clocks:
|
|
|
- pll-0: parent of phy clock
|
|
|
+ - pll-1: second possible phy clock parent (A64 only)
|
|
|
|
|
|
TV Encoder
|
|
|
----------
|