|
@@ -3278,9 +3278,6 @@ static void dwc2_get_dev_hwparams(struct dwc2_hsotg *hsotg)
|
|
/**
|
|
/**
|
|
* During device initialization, read various hardware configuration
|
|
* During device initialization, read various hardware configuration
|
|
* registers and interpret the contents.
|
|
* registers and interpret the contents.
|
|
- *
|
|
|
|
- * This should be called during driver probe. It will perform a core
|
|
|
|
- * soft reset in order to get the reset values of the parameters.
|
|
|
|
*/
|
|
*/
|
|
int dwc2_get_hwparams(struct dwc2_hsotg *hsotg)
|
|
int dwc2_get_hwparams(struct dwc2_hsotg *hsotg)
|
|
{
|
|
{
|
|
@@ -3288,7 +3285,6 @@ int dwc2_get_hwparams(struct dwc2_hsotg *hsotg)
|
|
unsigned width;
|
|
unsigned width;
|
|
u32 hwcfg1, hwcfg2, hwcfg3, hwcfg4;
|
|
u32 hwcfg1, hwcfg2, hwcfg3, hwcfg4;
|
|
u32 grxfsiz;
|
|
u32 grxfsiz;
|
|
- int retval;
|
|
|
|
|
|
|
|
/*
|
|
/*
|
|
* Attempt to ensure this device is really a DWC_otg Controller.
|
|
* Attempt to ensure this device is really a DWC_otg Controller.
|
|
@@ -3308,10 +3304,6 @@ int dwc2_get_hwparams(struct dwc2_hsotg *hsotg)
|
|
hw->snpsid >> 12 & 0xf, hw->snpsid >> 8 & 0xf,
|
|
hw->snpsid >> 12 & 0xf, hw->snpsid >> 8 & 0xf,
|
|
hw->snpsid >> 4 & 0xf, hw->snpsid & 0xf, hw->snpsid);
|
|
hw->snpsid >> 4 & 0xf, hw->snpsid & 0xf, hw->snpsid);
|
|
|
|
|
|
- retval = dwc2_core_reset(hsotg);
|
|
|
|
- if (retval)
|
|
|
|
- return retval;
|
|
|
|
-
|
|
|
|
hwcfg1 = dwc2_readl(hsotg->regs + GHWCFG1);
|
|
hwcfg1 = dwc2_readl(hsotg->regs + GHWCFG1);
|
|
hwcfg2 = dwc2_readl(hsotg->regs + GHWCFG2);
|
|
hwcfg2 = dwc2_readl(hsotg->regs + GHWCFG2);
|
|
hwcfg3 = dwc2_readl(hsotg->regs + GHWCFG3);
|
|
hwcfg3 = dwc2_readl(hsotg->regs + GHWCFG3);
|