|
@@ -91,17 +91,21 @@
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
|
|
- pmu {
|
|
|
|
- compatible = "arm,armv8-pmuv3";
|
|
|
|
|
|
+ pmu_a57 {
|
|
|
|
+ compatible = "arm,cortex-a57-pmu";
|
|
interrupts = <GIC_SPI 02 IRQ_TYPE_LEVEL_HIGH>,
|
|
interrupts = <GIC_SPI 02 IRQ_TYPE_LEVEL_HIGH>,
|
|
- <GIC_SPI 06 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
- <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
|
|
|
|
|
|
+ <GIC_SPI 06 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
+ interrupt-affinity = <&A57_0>,
|
|
|
|
+ <&A57_1>;
|
|
|
|
+ };
|
|
|
|
+
|
|
|
|
+ pmu_a53 {
|
|
|
|
+ compatible = "arm,cortex-a53-pmu";
|
|
|
|
+ interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
|
<GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
|
|
- interrupt-affinity = <&A57_0>,
|
|
|
|
- <&A57_1>,
|
|
|
|
- <&A53_0>,
|
|
|
|
|
|
+ interrupt-affinity = <&A53_0>,
|
|
<&A53_1>,
|
|
<&A53_1>,
|
|
<&A53_2>,
|
|
<&A53_2>,
|
|
<&A53_3>;
|
|
<&A53_3>;
|