|
@@ -288,17 +288,14 @@ static const struct of_device_id sunxi_de2_clk_ids[] = {
|
|
|
.compatible = "allwinner,sun8i-v3s-de2-clk",
|
|
|
.data = &sun8i_v3s_de2_clk_desc,
|
|
|
},
|
|
|
+ {
|
|
|
+ .compatible = "allwinner,sun50i-a64-de2-clk",
|
|
|
+ .data = &sun50i_a64_de2_clk_desc,
|
|
|
+ },
|
|
|
{
|
|
|
.compatible = "allwinner,sun50i-h5-de2-clk",
|
|
|
.data = &sun50i_a64_de2_clk_desc,
|
|
|
},
|
|
|
- /*
|
|
|
- * The Allwinner A64 SoC needs some bit to be poke in syscon to make
|
|
|
- * DE2 really working.
|
|
|
- * So there's currently no A64 compatible here.
|
|
|
- * H5 shares the same reset line with A64, so here H5 is using the
|
|
|
- * clock description of A64.
|
|
|
- */
|
|
|
{ }
|
|
|
};
|
|
|
|