|
@@ -136,7 +136,7 @@ static struct irqaction sun5i_timer_irq = {
|
|
|
.dev_id = &sun5i_clockevent,
|
|
|
};
|
|
|
|
|
|
-static u32 sun5i_timer_sched_read(void)
|
|
|
+static u64 sun5i_timer_sched_read(void)
|
|
|
{
|
|
|
return ~readl(timer_base + TIMER_CNTVAL_LO_REG(1));
|
|
|
}
|
|
@@ -166,7 +166,7 @@ static void __init sun5i_timer_init(struct device_node *node)
|
|
|
writel(TIMER_CTL_ENABLE | TIMER_CTL_RELOAD,
|
|
|
timer_base + TIMER_CTL_REG(1));
|
|
|
|
|
|
- setup_sched_clock(sun5i_timer_sched_read, 32, rate);
|
|
|
+ sched_clock_register(sun5i_timer_sched_read, 32, rate);
|
|
|
clocksource_mmio_init(timer_base + TIMER_CNTVAL_LO_REG(1), node->name,
|
|
|
rate, 340, 32, clocksource_mmio_readl_down);
|
|
|
|