|
@@ -24,6 +24,19 @@
|
|
|
DRA7XX_CORE_IOPAD(0x37fc, PIN_INPUT_SLEW | MUX_MODE1) /* uart2_rtsn.uart3_txd */
|
|
|
>;
|
|
|
};
|
|
|
+
|
|
|
+ mmc1_pins_default: mmc1_pins_default {
|
|
|
+ pinctrl-single,pins = <
|
|
|
+ DRA7XX_CORE_IOPAD(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */
|
|
|
+ DRA7XX_CORE_IOPAD(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
|
|
|
+ DRA7XX_CORE_IOPAD(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
|
|
|
+ DRA7XX_CORE_IOPAD(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */
|
|
|
+ DRA7XX_CORE_IOPAD(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */
|
|
|
+ DRA7XX_CORE_IOPAD(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */
|
|
|
+ DRA7XX_CORE_IOPAD(0x376c, PIN_INPUT | MUX_MODE14) /* mmc1_sdcd.gpio6_27 */
|
|
|
+ DRA7XX_CORE_IOPAD(0x377c, PIN_INPUT | MUX_MODE14) /* mmc1_sdwp.gpio6_28 */
|
|
|
+ >;
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
&uart3 {
|
|
@@ -34,3 +47,15 @@
|
|
|
pinctrl-names = "default";
|
|
|
pinctrl-0 = <&uart3_pins_default>;
|
|
|
};
|
|
|
+
|
|
|
+&mmc1 {
|
|
|
+ status = "okay";
|
|
|
+
|
|
|
+ pinctrl-names = "default";
|
|
|
+ pinctrl-0 = <&mmc1_pins_default>;
|
|
|
+
|
|
|
+ vmmc-supply = <&ldo1_reg>;
|
|
|
+ bus-width = <4>;
|
|
|
+ cd-gpios = <&gpio6 27 GPIO_ACTIVE_LOW>;
|
|
|
+ wp-gpios = <&gpio6 28 GPIO_ACTIVE_HIGH>;
|
|
|
+};
|